Computer Graphics & The Design and Implementation of Verilog-2001 Parser 


Vol. 10,  No. 3, pp. 239-246, Aug.  2003
10.3745/KIPSTA.2003.10.3.239


PDF
  Abstract

The Verilog parser libary for IEEE Verilog 1364-2001 Standard is developed in the paper. The lexer and scanner are developed and tested to handle "Verilog-2001" which is the first major update to the Verilog language since its inception in 1984. Also the newly developed XML intermediate format for Verilog-2001 is presented. By using the XML intermediate, it allows the portable and scalable development of various kinds of verilog applications that are mainly focused on semantic manipulation.

  Statistics


  Cite this article

[IEEE Style]

K. Y. Su, K. T. Seog, K. S. Pil, J. H. Jin, "Computer Graphics & The Design and Implementation of Verilog-2001 Parser," The KIPS Transactions:PartA, vol. 10, no. 3, pp. 239-246, 2003. DOI: 10.3745/KIPSTA.2003.10.3.239.

[ACM Style]

Kim Yeong Su, Kim Tae Seog, Kim Sang Pil, and Jo Han Jin. 2003. Computer Graphics & The Design and Implementation of Verilog-2001 Parser. The KIPS Transactions:PartA, 10, 3, (2003), 239-246. DOI: 10.3745/KIPSTA.2003.10.3.239.